International Journal on Cryptography and Information Security (IJCIS)

ISSN : 1839-8626

Paper Title: Hardware Implementation of Algorithm for Cryptanalysis    

Website URL: https://wireilla.com/ijcis/index.html

Volume URL: https://airccse.org/journal/ijcis/current2013.html

Paper URL: https://wireilla.com/papers/ijcis/V3N1/3113ijcis02.pdf

Submission through Email: ijcisjournal@wireilla.com 

Submission Link: http://coneco2009.com/submissions/imagination/home.html

Here's where you can reach us: ijcisjournal@yahoo.com

ABSTRACT 

Cryptanalysis of block ciphers involves massive computations which are independent of each other and can be instantiated simultaneously so that the solution space is explored at a faster rate. With the advent of low cost Field Programmable Gate Arrays (FPGA’s), building special purpose hardware for computationally intensive applications has now become possible. For this the Data Encryption Standard (DES) is used as a proof of concept. This paper presents the design for Hardware implementation of DES cryptanalysis on FPGA using exhaustive key search. Two architectures viz. Rolled and Unrolled DES architecture are compared and based on experimental result the Rolled architecture is implemented on FPGA. The aim of this work is to make cryptanalysis faster and better. 

KEYWORDS 

Cryptanalysis, FPGA’s, DES, Rolled and Unrolled DES architectures



Comments

Popular posts from this blog

Implementation of a New Methodology to Reduce the Effects of Changes of Illumination in Face Recognition-based Authentication Andres

A DEFENSE MECHANISM FOR CREDIT CARD FRAUD DETECTION

DYNAMIC VALIDITY PERIOD CALCULATION OF DIGITAL CERTIFICATES BASED ON AGGREGATED SECURITY ASSESSMENT